Appendix B Register Field

B.1 Register Addresses and Bit Names

Addr.										
(last	Register				Bi	t Names				
byte)	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
H'80	P1DDR	P17DDR	P16DDR	P1₅DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR	Port 1
H'81	P2DDR	_	_	_	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR	Port 2
H'82	P1DR	P17	P16	P15	P14	P13	P12	P11	P10	Port 1
H'83	P1DR	_	_	_	P24	P23	P22	P21	P20	Port 2
H'84	P3DDR	P37DDR	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR	Port 3
H'85	P4DDR	P47DDR	P46DDR	P4₅DDR	P44DDR	P43DDR	P42DDR	P41DDR	P40DDR	Port 4
H'86	P3DR	P37	P36	P35	P34	P33	P32	P31	P30	Port 3
H'87	P4DR	P47	P46	P45	P44	P43	P42	P41	P40	Port 4
H'88	P5DDR	P57DDR	P56DDR	P5₅DDR	P54DDR	P53DDR	P52DDR	P51DDR	P50DDR	Port 5
H'89	P6DDR	—	—	—	—	P63DDR	P62DDR	P61DDR	P60DDR	Port 6
H'8A	P5DR	P57	P56	P55	P54	P53	P52	P51	P50	Port 5
H'8B	P6DR	—	—	—	—	P63	P62	P61	P60	Port 6
H'8C	P7DDR	P77DDR	P76DDR	P7₅DDR	P74DDR	P73DDR	P72DDR	P71DDR	P70DDR	Port 7
H'8D	_	_	_	_	_	_	_	_	_	
H'8E	P7DR	P77	P76	P75	P74	P73	P72	P71	P70	Port 7
H'8F	P8DR	P87	P86	P85	P84	P83	P82	P81	P80	Port 8
H'90	TCR	ICIE	OCIEB	OCIEA	OVIE	OEB	OEA	CKS1	CKS0	
H'91	TCSR	ICF	OCFB	OCFA	OVF	OLVLB	OLVLA	IEDG	CCLRA	
H'92	FRC (H)									
H'93	FRC (L)									
H'94	OCRA (H)									
H'95	OCRA (L)									
H'96	OCRB (H)									
H'97	OCRB (L)]
H'98	ICR (H)									FRT 1
H'99	ICR (L)									
H'9A	—	_	—	—	—	—	_	—	—	
H'9B	—	_	—	—	—	—	_	—	—	
H'9C	_	—	—	—	—	—	—	—	—	1
H'9D	_	—	—	—	—	—	—	—	—	1
H'9E	_	—	—	—	—	—	—	—	—	1
H'9F	—	_	—	—	—	—	—	_	—	1

Note:

(Continued on next page)

FRT1: Free-Running Timer channel 1

Addr.										
(last	Register				Bi	it Names				
byte)	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
H'A0	TCR	ICIE	OCIEB	OCIEA	OVIE	OEB	OEA	CKS1	CKS0	
H'A1	TCSR	ICF	OCFB	OCFA	OVF	OLVLB	OLVLA	IEDG	CCLRA	
H'A2	FRC (H)									
H'A3	FRC (L)									
H'A4	OCRA (H)									
H'A5	OCRA (L)									
H'A6	OCRB (H)									
H'A7	OCRB (L)									
H'A8	ICR (H)									FRT2
H'A9	ICR (L)									
H'AA	—	—	—	—	—	—	—	—	—	
H'AB	—	—	—	—	—	—	—	—	—	
H'AC	—	—	—	—	—	—	—	—	—	
H'AD	—	—	—	—	—	—	—	—	—	
H'AE	—	—	—	—	—	—	—	—	—	
H'AF	—	_	—	—	—	—	—	—	—	
H'B0	TCR	ICIE	OCIEB	OCIEA	OVIE	OEB	OEA	CKS1	CKS0	
H'B1	TCSR	ICF	OCFB	OCFA	OVF	OLVLB	OLVLA	IEDG	CCLRA	
H'B2	FRC (H)									
H'B3	FRC (L)									
H'B4	OCRA (H)									
H'B5	OCRA (L)									
H'B6	OCRB (H)									
H'B7	OCRB (L)									
H'B8	ICR (H)									FRT 3
H'B9	ICR (L)									
H'BA	—	—	—	—	—	—	—	—	—	
H'BB	—	<u> </u>	-	-	-	-	-	<u> </u>	<u> </u>	
H'BC	—	<u> </u>	-	-	-	-	-	<u> </u>	<u> </u>	
H'BD	_	<u> </u>	-	-	-	-	-	-	<u> </u>	
H'BE	—	<u> </u>	-	-	-	-	-	<u> </u>	<u> </u>	
H'BF	<u> </u>	<u> </u>	—	—	—	—	—			

FRT2: Free-Running Timer channel 2 FRT3: Free-Running Timer channel 3 (Continued on next page)

Addr.										
(last	Register				E	Bit Names				
byte)	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
H'C0	TCR	OE	OS	_	_	—	CKS2	CKS1	CKS0	
H'C1	DTR									PWM1
H'C2	TCNT									
H'C3	—	_	_	_	_	_		_	_	
H'C4	TCR	OE	OS	_	_	—	CKS2	CKS1	CKS0	
H'C5	DTR									PWM2
H'C6	TCNT									
H'C7	—	_	—	—	—	—	—	—		
H'C8	TCR	OE	OS	—	—	—	CKS2	CKS1	CKS0	
H'C9	DTR									PWM3
H'CA	TCNT									
H'CB	—	_	—	—	—	—	—	—		
H'CC	—	_	—	—	—	—	—	—		
H'CD	—	_	—	—	—	—	—	—		—
H'CE	—	_	—	—	—	—	_		_	
H'CF	—	—	—	—	—	—	_	_	—	
H'D0	TCR	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	
H'D1	TCSR	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0	
H'D2	TCORA									
H'D3	TCORB									TMR
H'D4	TCNT									
H'D5	—	_	—			—				
H'D6	—	—	—	_	—	—	—		_	
H'D7	—	—	—	_	—	—	—		_	
H'D8	SMR	C/Ā	CHR	PE	O/Ē	STOP	—	CKS1	CKS0	
H'D9	BRR									
H'DA	SCR	TIE	RIE	TE	RE	—		CKE1	CKE0	
H'DB	TDR									SCI
H'DC	SSR	TDRE	RDRF	ORER	FER	PER	_	_	_	
H'DD	RDR									
H'DE		_		_	_	_	_	_	_	
H'DF	-	_	_	_	_	_	_	_	_	

PWM1: Pulse-Width Modulation timer channel 1

PWM2: Pulse-Width Modulation timer channel 2

PWM3: Pulse-Width Modulation timer channel 3

TMR: 8-Bit Timer

SCI: Serial Communication Interface

(Continued on next page)

Addr.										
(last	Register				Bi	it Names				
byte)	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
H'E0	ADDRA (H)	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
H'E1	ADDRA (L)	AD1	AD ₀	—	—	—	—		—	
H'E2	ADDRB (H)	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
H'E3	ADDRB (L)	AD1	AD ₀	—	—	—	—		—	A/D
H'E4	ADDRC (H)	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
H'E5	ADDRC (L)	AD1	AD ₀	—	—	—	—		—	
H'E6	ADDRD (H)	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
H'E7	ADDRD (L)	AD1	AD ₀	—	—	—	—		—	
H'E8	ADCSR	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1	CH0	
H'E9	—	—	—	—	—	—	—		—	
H'EA	—	_	—	—	_	_	_	_	_	
H'EB	—	_	—	—	_	_	_	_	_	
H'EC	TCSR*	OVF	WT/IT	TME	—	—	CKS2	CKS1	CKS0	WDT
H'ED	TCNT*		—	—	—	—	—	_		
H'EE	_	_	—	_	—	—	—	_	_	
H'EF	—	—	—	—	—	—	—	_	—	_

(Continued on next page)

A/D: Analog-to-Digital converter

WDT: Watchdog Timer

* Read addresses are shown. Write addresses of both TCSR and TCNT are H'FFED. See section 13.2.3, "Notes on Register Access" for details.


Addr.										
(last	Register				В	it Names				
byte)	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
H'F0	IPRA	—		IRQ0		—		IRQ1		
H'F1	IPRB	—		FRT1		—		FRT ₂		
H'F2	IPRC	—		FRT3		—		8 Bit Time	r	
H'F3	IPRD	—		SCI		—		A/D		INTC
H'F4	DTEA	—	—	—	IRQ0	—	—	—	IRQ1	
H'F5	DTEB	—	OCIB1	OCIA1	ICI1	—	OCIB2	OCIA2	ICI2	
H'F6	DTEC	—	OCIB3	OCIA3	ICI3	—	—	CMIB	CMIA	
H'F7	DTED	—	ТХІ	RXI	—	—	—	—	ADI	
H'F8	WCR	—	—	_	—	WMS1	WMS0	WC1	WC0	WSC
H'F9	RAMCR	RAME	—	_	—	—	—	—	—	RAM
H'FA	MDCR	—	—	—	—	—	MDS2	MDS1	MDS0	
H'FB	SBYCR	SSBY	—	—	—	—	—	—	—	
H'FC	P1CR	_	IRQ1E	IRQ0E	NMIEG	BRLE	_	—		Port 1
H'FD	_	_	_	_	_	_	_	—		
H'FE	P9DDR	P97DDR	P96DDR	P95DDR	P94DDR	P93DDR	P92DDR	P91DDR	P90DDR	Port 9
H'FF	P9DR	P97	P96	P95	P94	P93	P92	P91	P90	

r

INTC: Interrupt Controller

WSC: Wait State Controller


B.2 Register Descriptions



P1DDR—Port 1 Data Direction Register

Bit	7	6	5	4	3	2	1	0
	P17DDR	P16DDR	P1₅DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
				Po 0 1	rt 1 Input Input po Output	ort	Selection	

P1DR—Port	l Data Re	gister			H'FF82			Port 1
Bit	7	6	5	4	3	2	1	0
	P17	P16	P15	P14	P13	P12	P11	P10
Initial value	0	0	0	0	0	0		_
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R



1	P16 is the input pin.

P2DDR—Por	t 2 Data I	Direction 1	Register		H'FF81			Port 2
Bit	7	6	5	4	3	2	1	0
	_	—	_	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR
Initial value	1	1	1	0	0	0	0	0
Read/Write	_	_	_	W	W	W	W	W
						0 Input		ıt Selection

P2DR—Port 2 Data Register

	7	6	5	4	3	2	1	0
	_		_	P24	P23	P22	P21	P20
Initial value	1	1	1	0	0	0	0	0
Read/Write	—	_	_	R/W	R/W	R/W	R/W	R/W
P3DDR—Por	rt 3 Data I	Direction 1	Register		H'FF84	Port 3		
Bit	7	6	5	4	3	2	1	0
	P37DDR	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
						r ··· r		
P3DR—Port 3	3 Data Re	gister			H'FF86			Port 3
P3DR—Port (3 Data Re	gister 6	5	4	H'FF86 3	2	1	Port 3
		-	5 P35	4 P34		2 P32	1 P31	
Bit	7	6			3			0
Bit	7 P37	6 P36	P35	P34	3 P33	P32	P31	0 P30
Bit Initial value	7 P37 0 R/W	6 P36 0 R/W	P35 0 R/W	P34 0	3 P33 0	P32 0	P31 0	0 P30 0
Bit Initial value Read/Write	7 P37 0 R/W	6 P36 0 R/W	P35 0 R/W	P34 0	3 P33 0 R/W	P32 0	P31 0	0 P30 0 R/W
Bit Initial value Read/Write P4DDR—Por	7 P37 0 R/W t 4 Data D	6 P36 0 R/W Direction I	P35 0 R/W Register	P34 0 R/W	3 P33 0 R/W H'FF85	P32 0 R/W	P31 0 R/W	0 P30 0 R/W Port 4
Bit Initial value Read/Write P4DDR—Por	7 P37 0 R/W t 4 Data D	6 P36 0 R/W Direction I	P35 0 R/W Register 5	P34 0 R/W	3 P33 0 R/W H'FF85 3	P32 0 R/W 2	P31 0 R/W	0 P30 0 R/W Port 4

P4DR—Port 4 Data Register

Bit	7	6	5	4	3	2	1	0
	P47	P46	P45	P44	P43	P42	P41	P40
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
P5DDR—Poi	rt 5 Data I	Direction 1	Register		H'FF88			Port 5
Bit	7	6	5	4	3	2	1	0
	P57DDR	P56DDR	P55DDR	P54DDR	P53DDR	P52DDR	P51DDR	P50DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
						1 1	ort	Selection
P5DR—Port	5 Data Re	gister			H'FF8A			Port 5
Bit	7	6	5	4	3	2	1	0
	P57	P56	P55	P54	P53	P52	P51	P50
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
P6DDR—Por	rt 6 Data D	Direction I	Register		H'FF89			Port 6
Bit	7	6	5	4	3	2	1	0
	_	_	_	_	P63DDR	P62DDR	P61DDR	P60DDR
Initial value	1	1	1	1	0	0	0	0
Read/Write	_	_	_	—	W	W	W	W
						0 Inp	nput/Out ut port put port	put Selection

P6DR—Port 6 Data Register

H'FF8B

Bit	7	6	5	4	3	2	1	0
	—	—	_	_	P63	P62	P61	P60
Initial value	1	1	1	1	0	0	0	0
Read/Write	—	—			R/W	R/W	R/W	R/W
P7DDR—Por	rt 7 Data I	Direction 1	Register		H'FF8C			Port 7
Bit	7	6	5	4	3	2	1	0
	P77DDR	P76DDR	P7₅DDR	P74DDR	P73DDR	P72DDR	P71DDR	P7₀DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
					1	Outmut	mont	
P7DR—Port	7 Data Re	gister			1 H'FF8E	Output	port	Port 7
		-	5		H'FF8E			
P7DR—Port ⁷ Bit	7	6	5 P75	4 P74	H'FF8E 3	2		0
		-	5 P75 0	4 P74 0	H'FF8E			
Bit	7 P77	6 P76	P75	P74	H'FF8E 3 P73	2 P72	1 P71	0 P70
Bit Initial value	7 P77 0 R/W	6 P76 0 R/W	P75 0	P74 0	H'FF8E 3 P73 0	2 P72 0	1 P71 0	0 P70 0
Bit Initial value Read/Write	7 P77 0 R/W	6 P76 0 R/W	P75 0	P74 0	H'FF8E 3 P73 0 R/W	2 P72 0	1 P71 0	0 P70 0 R/W
Bit Initial value Read/Write P8DR—Port	7 P77 0 R/W 8 Data Re	6 P76 0 R/W gister	P75 0 R/W	P74 0 R/W	H'FF8E 3 P73 0 R/W H'FF8F	2 P72 0 R/W	1 P71 0 R/W	0 P70 0 R/W Port 8

R/W

R/W

R/W

Read/Write

Bit	7	6	5	4	3	2	1	0		
	P97DDR	P96DDR	P95DDR	P94DDR	P93DDR	P92DDR	P91DDR	P90DDR		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	W	W	W	W	W	W	W	W		
	Port 9 Input/Output Selection0Input port1Output port									
			ster H'FFFF Por							
P9DR—Port	9 Data Re	gister			H'FFFF			Port 9		
P9DR—Port	9 Data Re 7	gister 6	5	4	H'FFFF	2	1	Port 9		
		0	5 P95	4 P94		2 P92	1 P91			

R/W

R/W


R/W


R/W

R/W

TCR—Timer Control Register

Bit	7	6	5	4	3	2	1	0	
	ICIE	OCIEB	OCIEA	OVIE	OEB	OEA	CKS1	CKS0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	<u>R/W</u>	<u>R/W</u>	R/W	R/W	R/W	
							-Clo	ock Select	
						00	Internal	clock	
							source:	-	
						01			
						10	source:	-	
						10			
						11	source:	Ø52 I clock source:	
								on rising edge	
							itput Ena		
								it is disabled.	
						Compar	e-A outpu	it is enabled.	
					∟Oı	itput Enal	ble B		
					0	Compar	e-B outpu	it is disabled.	
					1	Compar	e-B outpu	it is enabled.	
					Timer Ov	erflow Int	errunt E	nable	
				- -			-	t is disabled.	
								st is enabled.	
						Interrupt			
					-			est is disabled.	
				1 Cor	npare-mat	ch A interi	rupt reque	est is enabled.	
		Output Compare Interrupt Enable B							
		0 Compare-match B interrupt request is disabled.							
		1Compare-match B interrupt request is enabled.							
	<u> </u>		pture Inte			7			
			t capture i			-			
		1 Input capture interrupt is enabled.							





Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Coun	 t value			
OCRA (H an	d L)—Out	tput Com	pare Regi	ster A	H'FF94,	H'FF95		FRT 1
Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
				D 44/	R/W	R/W	R/W	R/W
			-		CFA is set	t to 1 when		
	Conti	nually cor	npared wit	th FRC. C	OCFA is set	t to 1 when		FRC.
OCRB (H and	Contin d L)—Out	nually cor	npared wit	th FRC. C ster B	OCFA is set H'FF96,	t to 1 when H'FF97	n OCRA =	FRC.
OCRB (H and	Conti	nually cor	npared wit	th FRC. C	OCFA is set	t to 1 when		FRC.
OCRB (H an Bit	Contin d L)—Out	nually cor	npared wit	th FRC. C ster B	OCFA is set H'FF96,	t to 1 when H'FF97	n OCRA =	FRC.
OCRB (H and Bit Initial value	Contin d L)—Out 7	nually cor put Com 6	npared wit pare Regi 5	th FRC. C ster B 4	OCFA is set H'FF96, 3	t to 1 when H'FF97 2	1 OCRA =	FRC. FRT 1
Read/Write OCRB (H and Bit Initial value Read/Write ICR (H and I	Contin d L)—Out 7 1 R/W Conti	nually cor put Com 6 1 R/W nually cor	npared wit pare Regi 5 1 R/W npared wit	th FRC. C ster B 4 1 R/W	CFA is set H'FF96, 3	t to 1 when H'FF97 2 1 R/W t to 1 when	1 OCRA =	FRC. FRT 1 0 1 R/W
OCRB (H and Bit Initial value Read/Write ICR (H and I	Contin d L)—Out 7 1 R/W Contin L)—Input	nually cor put Com 6 1 R/W nually cor Capture	npared wit pare Regi 5 1 R/W npared wit Register	th FRC. C ster B 4 1 R/W th FRC. C	CFA is set H'FF96, 3 1 R/W OCFB is set H'FF98,	t to 1 when H'FF97 2 1 R/W t to 1 when H'FF99	1 1 R/W n OCRB =	FRC. FRT 1 0 1 R/W FRC. FRT 1
OCRB (H and Bit Initial value Read/Write ICR (H and I	Contin d L)—Out 7 1 R/W Conti	nually cor put Com 6 1 R/W nually cor	npared wit pare Regi 5 1 R/W npared wit	th FRC. C ster B 4 1 R/W	CFA is set H'FF96, 3 1 R/W OCFB is set	t to 1 when H'FF97 2 1 R/W t to 1 when	1 OCRA =	FRC. FRT 1 0 1 R/W FRC.
OCRB (H and Bit Initial value Read/Write	Contin d L)—Out 7 1 R/W Contin L)—Input	nually cor put Com 6 1 R/W nually cor Capture	npared wit pare Regi 5 1 R/W npared wit Register	th FRC. C ster B 4 1 R/W th FRC. C	CFA is set H'FF96, 3 1 R/W OCFB is set H'FF98,	t to 1 when H'FF97 2 1 R/W t to 1 when H'FF99	1 1 R/W n OCRB =	FRC. FRT 1 0 1 R/W FRC. FRT 1

TCR—Timer Control Register

Bit	7	6	5	4	3	2	1	0
	ICIE	OCIEB	OCIEA	OVIE	OEB	OEA	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: Bit functions are the same as for FRT1.

TCSR—Time	Timer Control/Status Register				H'FFA1	FRT 2		
Bit	7	6	5	4	3	2	1	0
	ICF	OCFB	OCFA	OVF	OLVLB	OLVLA	IEDG	CCLRA
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/W	R/W	R/W	R/W

Note: Bit functions are the same as for FRT1.

* Only writing of a 0 to clear the flag is enabled.

FRC (H and L	FRC (H and L)—Free-Running Counter				H'FFA2, H'FFA3				
Bit	7	6	5	4	3	2	1	0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Note: Bit functions are the same as for FRT1.

OCRA (H and	ł L)—Ou	ster A	H'FFA4	, H'FFA5								
Bit	7	7 6 5 4 3 2 1										
Initial value	1	1	1	1	1	1	1					
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Note: Bit funct	ions are th	ie same as	s for FRT1									
OCRB (H and	l L)—Out	tput Com	pare Regi	ster B	H'FFA6	, H'FFA7						
Bit	7	6	5	4	3	2	1					
Initial value	1	1	1	1	1	1	1					
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Note: Bit funct	ions are th	ie same as	s for FRT1									
ICR (H and L	,)—Input	—Input Capture Register H'FFA8, H'FFA9										
Bit	7	6	5	4	3	2	1					

Initial value 0 0 0 0 0 0 Read/Write R R R R R R R

Note: Bit functions are the same as for FRT1.

TCR—Timer Control Register

Bit	7	6	5	4	3	2	1	0
	ICIE	OCIEB	OCIEA	OVIE	OEB	OEA	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

H'FFB0

Note: Bit functions are the same as for FRT1.

0

1 R/W

FRT 2

0

1 R/W

FRT 2

0

0

R

FRT 3

0

R

TCSR—Timer Control/Status Register

Bit	7	6	5	4	3	2	1	0
	ICF	OCFB	OCFA	OVF	OLVLB	OLVLA	IEDG	CCLRA
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/W	R/W	R/W	R/W

Note: Bit functions are the same as for FRT1.

* Only writing of 0 to clear the flag is enabled.

FRC (H and I	RC (H and L)—Free-Running Counter				H'FFB2, H'FFB3				
Bit	7	6	5	4	3	2	1	0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Note: Bit functions are the same as for FRT1.

OCRA (H and L)—Output Compare Register A					H'FFB4	FRT 3			
Bit	7	6	5	4	3	2	1	0	
Initial value	1	1	1	1	1	1	1	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Note: Bit functions are the same as for FRT1.

385

OCRB (H and L)—Output Compare Register B	H'FFB6, H'F

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							


Note: Bit functions are the same as for FRT1.


ICR (H and L)—Input Capture Register					H'FFB8, H'FFB9				
Bit	7	6	5	4	3	2	1	0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	R	R	R	R	R	

Note: Bit functions are the same as for FRT1.

TCR—Timer Control Register

H'FFC0





Pulse duty factor

H'FFC2

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*							


Count value (runs from H'00 to H'F9, then repeats from H'00)

* Write function is for test purposes only. Writing to this register during normal operation may have unpredictable effects

TCR—Timer	Timer Control Register H'FFC4								
Bit	7	6	5	4	3	2	1	0	
	OE	os			_	CKS2	CKS1	CKS0	
Initial value	0	0	1	1	1	0	0	0	
Read/Write	R/W	R/W	_	_	_	R/W	R/W	R/W	
Note: Bit funct	ions are th	ie same as	s for PWM	1.					
DTR—Duty Register H'FFC5 PWM2									
Bit	7	6	5	4	3	2	1	0	

Initial value 1 1 1 1 1 1 1 1 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W

Note: Bit functions are the same as for PWM1.



Note: Bit functions are the same as for PWM1.

* Write function is for test purposes only. Writing to this register during normal operation may have unpredictable effects


TCR—Timer Control Register						PWM3			
Bit	7	6	5	4	3	2	1	0	
	OE	OS	_	_	—	CKS2	CKS1	CKS0	
Initial value	0	0	1	1	1	0	0	0	
Read/Write	R/W	R/W	—	—	—	R/W	R/W	R/W	

Note: Bit functions are the same as for PWM1.

DTR—Duty R	Register			H'FFC9					
Bit	7	6	5	4	3	2	1	0	
Initial value	1	1	1	1	1	1	1	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Note: Bit functions are the same as for PWM1.

H'FFCA



Note: Bit functions are the same as for PWM1.


* Write function is for test purposes only. Writing to this register during normal operation may have unpredictable effects.

TCR—Timer Control Register

Bit	7	6	5	4	3	2	1	0
	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W		
	0	-	<u>R/W</u>	R/W 0 0 0 0 0 1 0 0 1 0 1 1 Cleet 1 Timer Ox	R/W 0 0 0 1 0 1 0 1 1 0 1 1 1 <td< td=""><td>R/W No clock Internal c counted o Internal c counted o Internal c counted o No clock External o on falling External on falling External on both ri Counter o ot cleared. ompare-mains ising edge</td><td>R/W Clock Seld source; ti lock source on falling of lock source; ti clock sour</td><td>R/W ect mer stops. ce: ø8, edge. ce: ø64, edge. ce: ø1024, edge. mer stops. rce, counted rce, counted falling edges. al reset input.</td></td<>	R/W No clock Internal c counted o Internal c counted o Internal c counted o No clock External o on falling External on falling External on both ri Counter o ot cleared. ompare-mains ising edge	R/W Clock Seld source; ti lock source on falling of lock source; ti clock sour	R/W ect mer stops. ce: ø8, edge. ce: ø64, edge. ce: ø1024, edge. mer stops. rce, counted rce, counted falling edges. al reset input.
						rupt reque		led.
						rupt reque		
			a		T 4			
			_			ot Enable . errupt requ		bled
				<u> </u>		errupt requ		
]
		-		h Interruj	•			
		0 Co	ompare-m	atch B inte	errupt req	uest is disa	abled.	

1 Compare-match B interrupt request is enabled.

TCSR—Timer Control/Status Register



*1 Only writing of 0 to clear the flag is enabled.

*2 When all four bits (OS3 to OS0) are cleared to 0, output is disabled.


TCORA—Time Constant Register A

H'FFD2

Bit	7	6	5	4	3	2	1	0				
Initial value	1	1	1	1	1	1	1	1				
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
The CMFA bit is set to 1 when $TCORA = TCNT$.												
TCORB—Tin	ne Consta	nt Regist	er B		H'FFD3			TMR				
Bit	7	6	5	4	3	2	1	0				
Initial value	1	1	1	1	1	1	1	1				
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
		The	CMFB bit	t is set to 1	when TC	ORB = T	CNT.					
TCNT—Time	r Counte	r			H'FFD4			TMR				
Bit	7	6	5	4	3	2	1	0				
Initial value	0	0	0	0	0	0	0	0				
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
	Count value											

SMR—Serial Mode Register


H'FFD8



BRR—Bit Rate Register


H'FFD9

SCI




H'FFDB

SCI



SCI



* Only writing of 0 to clear the flag is enabled.


RDR—Receive Data Register

H'FFDD


SCI

Bit	7	6	5	4	3	2	1	0				
Initial value	0	0	0	0	0	0	0	0				
Read/Write	R	R	R	R	R	R	R	R				
	Receive data											
ADDRn (H)—A/D Data Register n (High) H'FFE0, H'FFE2, H'FFE4, H'FFE6 (n = A, B, C, D) A/D												
Bit	7	6	5	4	3	2	1	0				
	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2				
Initial value	0	0	0	0	0	0	0	0				
Read/Write	R	R	R	R	R	R	R	R				
Upper 8 bits of 10-bit A/D conversion result ADDRn (L)—A/D Data Register n (Low) H'FFE1, H'FFE3, H'FFE5, H'FFE7 (n = A, B, C, D) A/D												
Bit	7	6	5	4	3	2	1	0				
	AD1	AD ₀	_		_		_					
Initial value	0	0	0	0	0	0	0	0				
Read/Write	R	R	R	R	R	R	R	R				
Lower 2 bits of 10-bit A/D conversion result												

397




* Only writing of 0 to clear the flag is enabled.




- *2 Write address
- *3 Only writing of 0 to clear the flag is enabled.
- *4 Times in parentheses are the times for TCNT to increment from H'00 to H'FF and change to H'00 again when $\phi = 10$ MHz.


H'FFED









DTEB—Data Transfer Enable Register B



DTEC—Data Transfer Enable Register C









WCR—Wait-State Control Register

Bit	7	6	5	4	3	2	1	0	
	—			_	WMS1	WMS0	WC1	WC0	
Initial value	1	1	1	1	0	0	1	1	
Read/Write	—	_	_	_	R/W	R/W	R/W	R/W	
						V	Vait Cour	nt 1 and 0	
						00	No wait s	tates (TW)	
						are inserted.			
						0 1 1 Wait states are inserted			
						10	2 Wait stat	es are inser	ted.
						1 1	3 Wait sta	te is insert	ed.
						—Wait N	/Iode Sele	ct 1 and 0	1
						0 0 Progr	ammable	wait mode	
								are inserte	
								ne wait cou	
							ait mode		
						1 1 Pin a	uto-wait n	node	



MDCR—Mode Control Register

H'FFFA



* Initialized according to the inputs at pins MD2, MD1, and MD0.

SBYCR—Software Standby Control Register H'FFFB

Bit	7	6	5	4	3	2	1	0
	SSBY	—	—	—	—	—	—	_
Initial value	0	1	1	1	1	1	1	1
Read/Write	R/W	—	—	—	—	—	—	—
Software Standby								
		0 SLEE	SLEEP instruction causes transition to sleep mode.					
		1 SLEE	SLEEP instruction causes transition to software standby mode.					