

# Appendix E Pin State

## E.1 Port State of Each Pin State

**Table E-1 Port State**

Port Pin Name	Mode	Reset	Hardware Standby Mode	Software Standby mode	Sleep Mode	Bus-right Release Mode	Program Execution State (Normal Operation)
P17 to P12 TMO, $\overline{\text{IRQ}}_1$ , $\overline{\text{IRQ}}_0$ WAIT, BREQ, BACK	1	T	T	keep*1	keep*3	keep*4	Input/Output port or Control signal Input/ Output
	2						
	3						
	4						
	7			keep*2	keep	---	Input/Output port
P11/E P10/ $\emptyset$	1	Clock output	T	(DDR = 1) $\emptyset$ = H E = L (DDR = 0) T	(DDR = 1) Clock output (DDR = 0) T	(DDR = 1) Clock output (DDR = 0) T ---	(DDR = 1) Clock output (DDR = 0) Input port
	2						
	3						
	4						
	7						
P24 to P20 $\overline{\text{WR}}$ , $\overline{\text{RD}}$ , $\overline{\text{DS}}$ , $\overline{\text{R/W}}$ , $\overline{\text{AS}}$	1	H		T	H	T	$\overline{\text{WR}}$ , $\overline{\text{RD}}$ , $\overline{\text{DS}}$ , $\overline{\text{R/W}}$ , $\overline{\text{AS}}$
	2						
	3						
	4						
	7	T		keep	keep	---	Input/Output port
P37 to P30 D7 to D0	1	T	T	T	T	T	D7 to D0
	2						
	3						
	4						
	7			keep	keep	---	Input/Output port
P47 to P40 A7 to A0	1	L	T	T	L	T	A7 to A0
	2						
	3						
	4						
	7	T		keep	keep	---	Input/Output port
P57 to P50 A15 to A8	1	L	T	T	L	T	A15 to A8
	2	T		T*6	*5	T*6	Address/Input port
	3	L		T	L	T	A15 to A8
	4	T		T*6	*5	T*6	Address/Input port
	7			keep	keep	---	Input/Output port

**Table E-1 Port State (cont)**

Port Pin Name	Mode	Reset	Hardware Standby Mode	Software Standby mode	Sleep Mode	Bus-right Release Mode	Program Execution State (Normal Operation)
P63 to P60 A19 to A16	1	T	T	keep	keep	keep	Input/Output port
	3			T	L	T	A19 to A16
	4	T		T*6	*5	T*6	Address/Input port
	7			keep	keep	---	Input/Output port
P77 to P70	1	T	T	keep*2	keep	keep	Input port
	2						
	3						
	4						
P87 to P80	1	T	T	T	T	T	Input port
	2						
	3						
	4						
P97 to P90	1	T	T	keep*2	keep	keep	Input/Output port
	2						
	3						
	4						
	7						

H: "High" = High level

L: "Low" = Low level

T: High Impedance

keep: If DDR = 0 and DR = 1 in port 5 and 6, Pull-up MOS holds on-state.

**Notes:**

\*1 8 Bit Timer is reset, so P17 becomes input or output port controlled by DDR and DR. Also P12 goes to the high impedance state when it is programmed as  $\overline{\text{BACK}}$  output.

\*2 On-chip supporting modules are reset. So these pins become input or output ports controlled by DDR and DR.

\*3  $\overline{\text{BREQ}}$  can be accepted and  $\overline{\text{BACK}}$  goes LOW.

\*4  $\overline{\text{BACK}}$  outputs LOW.

\*5 The pins programmed as address bus output LOW and others programmed as input are at the high impedance state.

If DDR = 0 and DR = 1, the pull-up MOS's keep ON state.

\*6 If DDR = 0 and DR = 1, the pull-up MOS's keep ON state.

**Table E-2 Pull-Up MOS State**

Port	Mode	Reset	Hardware Standby Mode	Other Operating State*
P57 to P50 A15 to A8	1	OFF	OFF	OFF
	2			ON/OFF
	3			OFF
	4			ON/OFF
	7			
P57 to P50 A15 to A8	1	OFF	OFF	ON/OFF
	2			
	3			OFF
	4			ON/OFF
	7			

OFF: Pull-up MOS is always OFF.

ON/OFF: Pull-up MOS holds on-state only when DDR = "0" and DR = 1.

\* Including Software Standby Mode

## E.2 Pin Status in the Reset State


### 1. Mode 1

Figures E-1 and E-2 show how the pin states change when the  $\overline{\text{RES}}$  pin goes Low during external memory access in mode 1.


As soon as  $\overline{\text{RES}}$  goes Low, all ports are initialized to the input (high-impedance) state. The  $\overline{\text{AS}}$ ,  $\overline{\text{DS}}$ ,  $\overline{\text{RD}}$ , and  $\overline{\text{WR}}$  signals all go High. The data bus (D7 to D0) is placed in the high-impedance state.

The address bus and the  $\overline{\text{R/W}}$  signal are initialized 1.5  $\phi$  clock periods after the Low state of the  $\overline{\text{RES}}$  pin is sampled. All address bus signals are made Low. The  $\overline{\text{R/W}}$  signal is made High.

The clock output pins P10/ $\phi$  and P11/E are initialized 0.5  $\phi$  clock periods after the Low state of the  $\overline{\text{RES}}$  pin is sampled. Both pins are initialized to the output state.



**Figure E-1 Reset during Memory Access (Mode 1)**



\* The dotted line indicates that P10/ø is an input port if the corresponding DDR bit is 0, but a clock output pin if the DDR bit is 1.

**Figure E-2 Reset during Memory Access (Mode 1)**


## 2. Mode 2

Figures E-3 and E-4 show how the pin states change when the  $\overline{\text{RES}}$  pin goes Low during external memory access in mode 2.

As soon as  $\overline{\text{RES}}$  goes Low, all ports are initialized to the input (high-impedance) state. The  $\overline{\text{AS}}$ ,  $\overline{\text{DS}}$ ,  $\overline{\text{RD}}$ , and  $\overline{\text{WR}}$  signals all go High. The data bus (D7 to D0) is placed in the high-impedance state. Pins P57/A15 to P50/A8 of the address bus are initialized as input ports.

Pins A7 to A0 of the address bus and the  $\overline{\text{R/W}}$  signal are initialized 1.5  $\phi$  clock periods after the Low state of the  $\overline{\text{RES}}$  pin is sampled. Pins A7 to A0 are made Low. The signal is made High.

The clock output pins P10/ $\phi$  and P11/E are initialized 0.5  $\phi$  clock periods after the Low state of the  $\overline{\text{RES}}$  pin is sampled. Both pins are initialized to the output state.



\* The dotted line indicates that P10/ø is an input port if the corresponding DDR bit is 0, but a clock output pin if the DDR bit is 1.

**Figure E-3 Reset during Memory Access (Mode 2)**






Figure E-4 Reset during Memory Access (Mode 2)


### 3. Mode 3

Figures E-5 and E-6 show how the pin states change when the  $\overline{\text{RES}}$  pin goes Low during external memory access in mode 3.


As soon as  $\overline{\text{RES}}$  goes Low, all ports are initialized to the input (high-impedance) state. The  $\overline{\text{AS}}$ ,  $\overline{\text{DS}}$ ,  $\overline{\text{RD}}$ , and  $\overline{\text{WR}}$  signals all go High. The data bus (D7 to D0) is placed in the high-impedance state.

The address bus and the signal are initialized 1.5  $\phi$  clock periods after the Low state of the  $\overline{\text{RES}}$  pin is sampled. All address bus signals are made Low. The  $\text{R}/\overline{\text{W}}$  signal is made High.

The clock output pins P10/ $\phi$  and P11/E are initialized 0.5  $\phi$  clock periods after the Low state of the  $\overline{\text{RES}}$  pin is sampled. Both pins are initialized to the output state.



**Figure E-5 Reset during Memory Access (Mode 3)**



\* The dotted line indicates that P10/ø is an input port if the corresponding DDR bit is 0, but a clock output pin if the DDR bit is 1.

Figure E-6 Reset during Memory Access (Mode 3)


#### 4. Mode 4

Figures E-7 and E-8 show how the pin states change when the  $\overline{\text{RES}}$  pin goes Low during external memory access in mode 4.

As soon as  $\overline{\text{RES}}$  goes Low, all ports are initialized to the input (high-impedance) state. The  $\overline{\text{AS}}$ ,  $\overline{\text{DS}}$ ,  $\overline{\text{RD}}$ , and  $\overline{\text{WR}}$  signals all go High. The data bus (D7 to D0) is placed in the high-impedance state. Pins P57/A15 to P50/A8 of the address bus and pins P63/A19 to P60/A16 of the page address bus are initialized as input ports.

Pins A7 to A0 of the address bus and the  $\text{R}/\overline{\text{W}}$  signal are initialized 1.5  $\phi$  clock periods after the Low state of the  $\overline{\text{RES}}$  pin is sampled. Pins A7 to A0 are made Low. The  $\text{R}/\overline{\text{W}}$  signal is made High.


The clock output pins P10/ $\phi$  and P11/E are initialized 0.5  $\phi$  clock periods after the Low state of the  $\overline{\text{RES}}$  pin is sampled. Both pins are initialized to the output state.



\* The dotted line indicates that P10/ø is an input port if the corresponding DDR bit is 0, but a clock output pin if the DDR bit is 1.

**Figure E-7 Reset during Memory Access (Mode 4)**

# Masked-ROM Versions



**Figure E-8 Reset during Memory Access (Mode 4)**


## 5. Mode 7

Figures E-9 and E-10 show how the pin states change when the  $\overline{\text{RES}}$  pin goes Low in mode 7.

As soon as  $\overline{\text{RES}}$  goes Low, all ports are initialized to the input (high-impedance) state.

The clock output pins P10/ $\emptyset$  and P11/E are initialized 0.5  $\emptyset$  clock periods after the Low state of the  $\overline{\text{RES}}$  pin is sampled. Both pins are initialized to the output state.


### ZTAT Versions



**Figure E-9 Reset during Memory Access (Mode 7)**



## Masked-ROM Versions



**Figure E-10 Reset during Memory Access (Mode 7)**