# Section 15 A/D Converter

#### 15.1 Overview

The H8/532 chip includes an analog-to-digital converter module which can be programmed for input of analog signal on up to eight channels. A/D conversion is performed by the successive approximations method with 10-bit resolution.

#### 15.1.1 Features

The features of the on-chip A/D module are:

- Eight analog input channels
- · Sample and hold circuit
- 10-Bit resolution
- Rapid conversion
   Conversion time is 13.8µs per channel (at Ø = 10MHz)
- · Single and scan modes
  - Single mode: A/D conversion is performed once.
  - Scan mode: A/D conversion is performed in a repeated cycle on one to four channels.
- Four 16-bit data registers
  - These registers store A/D conversion results for up to four channels.
- A CPU interrupt (ADI) can be requested at the completion of each A/D conversion cycle.
   This interrupt can also be served by the on-chip data transfer controller (DTC), providing a convenient way to move results into memory.

#### 15.1.2 Block Diagram

Figure 15-1 shows a block diagram of A/D converter.




Figure 15-1 Block Diagram of A/D Converter

#### **15.1.3 Input Pins**

Table 15-1 lists the input pins used by the A/D converter module.

The eight analog input pins are divided into two groups, consisting of analog inputs 0 to 3 (AN0 to AN3) and analog inputs 4 to 7 (AN4 to AN7), respectively.

Table 15-1 A/D Input Pins

Name	Abbreviation	I/O	Function
Analog supply	AVcc	Input	Power supply and reference voltage for the
voltage			analog circuits.
Analog ground	AVss	Input	Ground and reference voltage for the analog circuits.
Analog input 0	AN <sub>0</sub>	Input	Analog input pins, group 0
Analog input 1	AN <sub>1</sub>	Input	
Analog input 2	AN <sub>2</sub>	Input	
Analog input 3	AN <sub>3</sub>	Input	
Analog input 4	AN4	Input	Analog input pins, group 1
Analog input 5	AN <sub>5</sub>	Input	
Analog input 6	AN <sub>6</sub>	Input	
Analog input 7	AN <sub>7</sub>	Input	

## 15.1.4 Register Configuration

Table 15-2 lists the registers of the A/D converter module.

Table 15-2 A/D Registers

Name	<b>Abbreviation</b>	R/W	Initial Value	Address
A/D data register A (High)	ADDRA (H)	R	H'00	H'FFE0
A/D data register A (Low)	ADDRA (L)	R	H'00	H'FFE1
A/D data register B (High)	ADDRB (H)	R	H'00	H'FFE2
A/D data register B (Low)	ADDRB (L)	R	H'00	H'FFE3
A/D data register C (High)	ADDRC (H)	R	H'00	H'FFE4
A/D data register C (Low)	ADDRC (L)	R	H'00	H'FFE5
A/D data register D (High)	ADDRD (H)	R	H'00	H'FFE6
A/D data register D (Low)	ADDRD (L)	R	H'00	H'FFE7
A/D control/status register	ADCSR	R/(W)*	H'00	H'FFE8
A/D data register D (High) A/D data register D (Low)	ADDRD (H) ADDRD (L)	R R	H'00 H'00	H'FFE6 H'FFE7

<sup>\*</sup> Software can write "0" to clear the status flag bits but cannot write 1.

### 15.2 Register Descriptions

15.2.1 A/D Data Registers (ADDR)—H'FFE0 to H'FFE7

Bit	7	6	5	4	3	2	1	0
ADDRn H	AD9	AD8	AD7	AD6	AD <sub>5</sub>	AD4	ADз	AD2
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
						(n	= A to D)	
Bit	7	6	5	4	3	2	1	0
ADDRn H	AD1	AD <sub>0</sub>	_	_	_	_	_	_
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
						(n	a = A  to  D	

The four A/D data registers (ADDRA to ADDRD) are 16-bit read-only registers that store the results of A/D conversion.

Each result consist of 10 bits. The first 8 bits are stored in the upper byte of the data register corresponding to the selected channel. The last two bits are stored in the lower data register byte. Each data register is assigned to two analog input channels as indicated in table 15-3.

The A/D data registers are always readable by the CPU. The upper byte can be read directly. The lower byte is read via a temporary register. See section 15-3, "CPU Interface" for details.

The unused bits (bits 5 to 0) of the lower data register byte are always read as 0.

The A/D data registers are initialized to H'0000 at a reset and in the standby modes.

Table 15-3 Assignment of Data Registers to Analog Input Channels

# Analog Input Channel

Group 0	Group 1	A/D Data Register
AN <sub>0</sub>	AN4	ADDRA
AN <sub>1</sub>	AN <sub>5</sub>	ADDRB
AN <sub>2</sub>	AN <sub>6</sub>	ADDRC
AN <sub>3</sub>	AN <sub>7</sub>	ADDRD

#### 15.2.2 A/D Control/Status Register (ADCSR)—H'FFE8

Bit	7	6	5	4	3	2	1	0
	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1	CH0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W

<sup>\*</sup> Software can write a 0 in bit 7 to clear the flag, but cannot write a 1 in this bit.

The A/D control/status register (ADCSR) is an 8-bit readable/writable register that controls the operation of the A/D converter module.

The ADCSR is initialized to H'00 at a reset and in the standby modes.

Bit 7—A/D End Flag (ADF): This status flag indicates the end of one cycle of A/D conversion.

#### Bit 7

ADF	Description	
0	This bit is cleared from 1 to 0 when:	(Initial value)
	1. The chip is reset or placed in a standby mode.	
	2. The CPU reads the ADF bit, then writes a "0" in this bit.	
	3. An A/D interrupt is served by the data transfer controller (D	TC).
1	This bit is set to 1 at the following times:	
	1. Single mode: when one A/D conversion is completed.	
	2. Scan mode: when inputs on all selected channels have be	en converted.

**Bit 6—A/D Interrupt Enable (ADIE):** This bit selects whether to request an A/D interrupt (ADI) when A/D conversion is completed.

Bit 6

Description	
The A/D interrupt request (ADI) is disabled.	(Initial value)
The A/D interrupt request (ADI) is enabled.	
	The A/D interrupt request (ADI) is disabled.

**Bit 5—A/D Start (ADST):** The A/D converter operates while this bit is set to 1. In the single mode, this bit is automatically cleared to 0 at the end of each A/D conversion.

#### Bit 5

ADST	Description	
0	A/D conversion is halted.	(Initial value)
1	1. Single mode: One A/D conversion is performed	d. The ADST bit is automatically
	cleared to 0 at the end of the conversion.	
	2. Scan mode: A/D conversion starts and continu	es cyclically on the selected channels
	until the ADST bit is cleared to 0.	

Bit 4—Scan Mode (SCAN): This bit selects the scan mode or single mode of operation.

See section 15.4, "Operation" for descriptions of these modes.

The mode should be changed only when the ADST bit is cleared to 0.

#### Bit 4

SCAN	Description	
0	Single mode	(Initial value)
1	Scan mode	

Bit 3—Clock Select (CKS): This bit controls the A/D conversion time.

The conversion time should be changed only when the ADST bit is cleared to 0.

#### Bit 3

CKS	Description	
0	Conversion time = 274 states	(Initial value)
1	Conversion time = 138 states	

Bits 2 to 0—Channel Select 2 to 0 (CH2 to CH0): These bits and the SCAN bit combine to select one or more analog input channels.

The channel selection should be changed only when the ADST bit is cleared to 0.

<b>Group Select</b>		Channel Select	Selected Channels			
CH2	CH1	CH0	Single Mode	Scan Mode		
0	0	0	AN <sub>0</sub>	AN <sub>0</sub>		
	0	1	AN <sub>1</sub>	ANo and AN1		
	1	0	AN <sub>2</sub>	ANo to AN2		
	1	1	ANз	ANo to AN3		
1	0	0	AN4	AN4		
	0	1	AN <sub>5</sub>	AN4 and AN5		
	1	0	AN <sub>6</sub>	AN4 to AN6		
	1	1	AN <sub>7</sub>	AN4 to AN7		

### 15.3 CPU Interface

The A/D data registers (ADDRA to ADDRD) are 16-bit registers. The upper byte of each register can be read directly, but the lower byte is accessed through an 8-bit temporary register (TEMP).

When the CPU or DTC reads the upper byte of an A/D data register, at the same time as the upper byte is placed on the internal data bus, the lower byte is transferred to TEMP. When the lower byte is accessed, the value in TEMP is placed on the internal data bus.

A program that requires all 10 bits of an A/D result should perform word access, or should read first the upper byte, then the lower byte of the A/D data register. Either way, it is assured of obtaining consistent data. Consistent data are not assured if the program reads the lower byte first.

A program that requires only 8-bit A/D accuracy should perform byte access to the upper byte of the A/D data register. The value in TEMP can be left unread.

Figure 15-2 shows the data flow when the CPU (or DTC) reads an A/D data register.




Figure 15-2 Read Access to A/D Data Register (When Register Contains H'AA40)

# 15.4 Operation

The A/D converter performs 10 successive approximations to obtain a result ranging from H'0000 (corresponding to AVSS) to H'FFC0 (corresponding to AVCC). Only the first 10 bits of the result are significant.

The A/D converter module can be programmed to operate in single mode or scan mode as explained below.

#### 15.4.1 Single Mode

The single mode is suitable for obtaining a single data value from a single channel. A/D conversion starts when the ADST bit is set to 1. During the conversion process the ADST bit remains set to 1. When conversion is completed, the ADST bit is automatically cleared to 0.

When the conversion is completed, the ADF bit is set to 1. If the interrupt enable bit (ADIE) is also set to 1, an A/D conversion end interrupt (ADI) is requested, so that the converted data can be processed by an interrupt-handling routine. Alternatively, the interrupt can be served by the data transfer controller (DTC).

When an A/D interrupt is served by the DTC, the DTC automatically clears the ADF bit to 0. When an A/D interrupt is served by the CPU, however, the ADF bit remains set until the CPU reads the ADCSR, then writes a 0 in the ADF bit.

Before selecting the single mode, clock, and analog input channel, software should clear the ADST bit to 0 to make sure the A/D converter is stopped. Changing the mode, clock, or channel selection while A/D conversion is in progress can lead to conversion errors.

The following example explains the A/D conversion process in single mode when channel 1 (AN1) is selected. Figure 15-3 shows the corresponding timing chart.

Software clears the ADST bit to 0, then selects the single mode (SCAN = 0) and channel 1
(CH2 to CH0 = "001"), enables the A/D interrupt request (ADIE = 1), and sets the ADST bit to
1 to start A/D conversion. (Selection of mode, clock channel and setting the ADST bit can be
done at same time.)

**Coding Example:** (when using the slow clock, CKS = 0)


BCLR #5, @H'FFE8 MOV.B #H'61, @H'FFE8

- 2. The A/D converter samples the AN1 input and converts the voltage level to a digital value. At the end of the conversion process the A/D converter transfers the result to register ADDRB, sets the ADF bit is set to 1, clears the ADST bit to 0, and halts.
- 3. ADF = 1 and ADIE = 1, so an A/D interrupt is requested.
- 4. The user-coded A/D interrupt-handling routine is started.
- 5. The interrupt-handling routine reads the ADCSR value, then writes a 0 in the ADF bit to clear this bit to 0.
- 6. The interrupt-handling routine reads and processes the A/D conversion result.
- 7. The routine ends.

Steps 2 to 7 can now be repeated by setting the ADST bit to 1 again.

If the data transfer enable (DTE) bit is set to 1, the interrupt is served by the data transfer controller (DTC). Steps 4 to 7 then change as follows.

- 4'. The DTC is started.
- 5'. The DTC automatically clears the ADF bit to 0.
- 6'. The DTC transfers the A/D conversion result from ADDRB to a specified destination address.
- 7'. The DTC ends.



#### **15.4.2 Scan Mode**

The scan mode can be used to monitor analog inputs on one or more channels. When the ADST bit is set to 1, A/D conversion starts from the first channel selected by the CH bits. When CH2 = 0 the first channel is AN0. When CH2 = 1 the first channel is AN4.

If the scan group includes more than one channel (i.e. if bit CH1 or CH0 is set), conversion of the next channel begins as soon as conversion of the first channel ends.

Conversion of the selected channels continues cyclically until the ADST bit is cleared to 0. The conversion results are placed in the data registers corresponding to the selected channels.

Before selecting the scan mode, clock, and analog input channels, software should clear the ADST bit to 0 to make sure the A/D converter is stopped. Changing the mode, clock, or channel selection while A/D conversion is in progress can lead to conversion errors.

The following example explains the A/D conversion process when three channels in group 0 are selected (AN0, AN1, and AN2). Figure 15-4 shows the corresponding timing chart.

1. Software clears the ADST bit to 0, then selects the scan mode (SCAN = 1), scan group 0 (CH2 = 0), and analog input channels AN0 to AN2 (CH1 and CH0 = 0) and sets the ADST bit to 1 to start A/D conversion.

**Coding Example:** (with slow clock and ADI interrupt enabled)

BCLR #5, @H'FFE8 MOV.B #H'72, @FFE8

- 2. The A/D converter samples the input at AN0, converts the voltage level to a digital value, and transfers the result to register ADDRA.
- 3. Next the A/D converter samples and converts AN1 and transfers the result to ADDRB. Then it samples and converts AN2 and transfers the result to ADDRC.
- 4. After all selected channels (AN0 to AN2) have been converted, the AD converter sets the ADF bit to 1. If the ADIE bit is set to 1, an A/D interrupt (ADI) is requested. Then the A/D converter begins converting AN0 again.
- 5. Steps 2 to 4 are repeated cyclically as long as the ADST bit remains set to 1.

To stop the A/D converter, software must clear the ADST bit to 0.

**Note on Scan Mode:** If the ADST bit is cleared to 0 while two or more channels are being converted in scan mode, incorrect values may be set in the A/D data registers.


This problem is limited to ZTAT versions. It does not occur in versions with masked ROM.

**Solution:** Read the A/D data registers only when the ADST bit is set to 1.

#### **Example:**

```
,@ADCSR ; 4-channel scan mode
      #5B
MOV.B
           ,@ADCSR ; Start conversion (set ADST)
BSET.B
      #5
     <A/D conversion continues>
           @ADDRA , RO
ADT:
    MOV.W
                          ; read ADDRA
    MOV.W
           @ADDRC , R2
                          ; read ADDRC
    MOV.W
                       ; read ADDRD
     MOV.W @ADDRD , R3
              , @ADCSR ; clear ADST
     BCLR.B #5
                 , @ADCSR ; clear ADF
     BCLR.B #7
```

The A/D data registers should be read before ADST is cleared, as in the preceding example. (It is not necessary to clear ADST in order to read the A/D data registers.)



### 15.5 Input Sampling Time and A/D Conversion Time

The A/D converter includes a built-in sample-and-hold circuit. Sampling of the input starts at a time to after the ADST bit is set to 1. The sampling process lasts for a time tspl. The actual A/D conversion begins after sampling is completed. Figure 15-5 shows the timing of these steps, and table 15-4 lists the total conversion times (tconv) for the single mode.

The total conversion time includes to and tspl. The purpose of to is to synchronize the ADCSR write time with the A/D conversion process, so the length of to is variable. The total conversion time therefore varies within the minimum to maximum ranges indicated in table 15-4.

In the scan mode, the ranges given in table 15-4 apply to the first conversion. The length of the second and subsequent conversion processes is fixed at 256 states (when CKS = 0) or 128 states (when CKS = 1).




Figure 15-5 A/D Conversion Timing

Table 15-4 A/D Conversion Time (Single Mode)

		С	KS = "0	"	C	KS = "1	"
Item	Symbol	Min	Тур	Max	Min	Тур	Max
Synchronization delay	tD	18	_	33	10	_	17
Input sampling time	tSPL	_	63	_	_	31	_
Total A/D conversion time	tconv	259	_	274	131	_	138

Note: Values in the table are numbers of states.

# 15.6 Interrupts and the Data Transfer Controller

The ADI interrupt request is enabled or disabled by the ADIE bit in the ADCSR.

When the ADI bit in data transfer enable register DTED (bit 0 at address H'FFF7) is set to 1, the ADI interrupt is served by the data transfer controller. The DTC can be used to transfer A/D results to a buffer in memory, or to an I/O port. The DTC automatically clears the ADF bit to 0.

**Note:** In scan mode, the DTC can transfer data for only one channel per interrupt, even if two or more channels are selected.